


SN74BCT29834

8-BIT TO 9-BIT PARITY BUS TRANSCEIVER

SCBS256 – SEPTEMBER 1987 – REVISED NOVEMBER 1993

- BiCMOS Process With TTL Inputs and Outputs
- BiCMOS Design Reduces Standby Current
- Flow-Through Pinout (All Inputs on Opposite Side From Outputs)
- Functionally Equivalent to SN74ALS29834 and AMD Am29834
- High-Speed Bus Transceiver With Parity Generator/Checker
- Parity-Error Flag With Open-Collector Output
- Available Register For Storage of the Parity-Error Flag
- Package Options Include Plastic Small-Outline (DW) Packages and Standard Plastic 300-mil DIPs (NT)

DW OR NT PACKAGE
(TOP VIEW)



description

The SN74BCT29834 is an 8-bit to 9-bit parity transceiver designed for asynchronous communication between data buses. When data is transmitted from the A to B bus, a parity bit is generated. When data is transmitted from the B to A bus with its corresponding parity bit, the parity-error ($\overline{\text{ERR}}$) output will indicate whether or not an error in the B data has occurred. The output-enable ($\overline{\text{OEA}}$, $\overline{\text{OEB}}$) inputs can be used to disable the device so that the buses are effectively isolated.

A 9-bit parity generator/checker generates a parity-odd (PARITY) output and monitors the parity of the I/O ports with an open-collector parity-error flag ($\overline{\text{ERR}}$). $\overline{\text{ERR}}$ is clocked into the register on the rising edge of the CLK input. The error flag register is cleared with a low pulse on the clear ($\overline{\text{CLR}}$) input. When both $\overline{\text{OEA}}$ and $\overline{\text{OEB}}$ are low, data is transferred from the A bus to the B bus and inverted parity is generated. Inverted parity is a forced error condition which gives the designer more system diagnostic capability. The SN74BCT29834 provides inverting logic.

The SN74BCT29834 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE

INPUTS						OUTPUT AND I/O				FUNCTION
$\overline{\text{OEB}}$	$\overline{\text{OEA}}$	$\overline{\text{CLR}}$	CLK	Ai Σ of H's	Bi† Σ of L's	A	B	PARITY	$\overline{\text{ERR}}^\ddagger$	
L	H	X	X	Odd Even	NA	NA	$\overline{\text{A}}$	H L	NA	$\overline{\text{A}}$ data to B bus and generate parity
H	L	H	↑	NA	Odd Even	$\overline{\text{B}}$	NA	NA	H L	$\overline{\text{B}}$ data to A bus and check parity
X	X	L	X	X	X	X	NA	NA	H	Clear error-flag register
H	H	H L H H	No↑ No↑ ↑ ↑	X X Odd Even	X	Z	Z	Z	NC H L H	Isolation§
L	L	X	X	Odd Even	NA	NA	$\overline{\text{A}}$	L H	NA	$\overline{\text{A}}$ data to B bus and generate inverted parity

NA = not applicable, NC = no change, X = don't care

† Summation of high-level inputs includes PARITY along with Bi inputs.

‡ Output states shown assume the $\overline{\text{ERR}}$ output was previously high.

§ In this mode, the $\overline{\text{ERR}}$ output, when enabled, shows inverted parity of the A bus.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 1993, Texas Instruments Incorporated

SN74BCT29834


8-BIT TO 9-BIT PARITY BUS TRANSCEIVER

SCBS256 – SEPTEMBER 1987 – REVISED NOVEMBER 1993

functional logic diagram (positive logic)



error-flag waveforms



ERROR-FLAG FUNCTION TABLE

INPUTS		INTERNAL TO DEVICE	OUTPUT PRESTATE	OUTPUT	FUNCTION
$\overline{\text{CLR}}$	CLK	POINT P	$\overline{\text{ERR}}_{n-1}^\dagger$	$\overline{\text{ERR}}$	
H	$\uparrow$	H	H	H	Sample
H	$\uparrow$	X	L	L	
H	$\uparrow$	L	X	L	
L	X	X	X	H	Clear

$^\dagger \overline{\text{ERR}}_{n-1}$ represents the state of the $\overline{\text{ERR}}$ output before any changes at CLR , CLK , or point P.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage, V_{CC}	7 V
Input voltage, V_I	7 V
Voltage applied to a disabled I/O port	5.5 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	–65°C to 150°C

[‡] Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

SN74BCT29834

8-BIT TO 9-BIT PARITY BUS TRANSCEIVER

SCBS256 – SEPTEMBER 1987 – REVISED NOVEMBER 1993

recommended operating conditions

		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			V
V_{IL}	Low-level input voltage			0.8	V
V_{OH}	High-level output voltage, $\overline{ERR}$			2.4	V
I_{OH}	High-level output current			-24	mA
I_{OL}	Low-level output current			48	mA
T_A	Operating free-air temperature	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP [†]	MAX	UNIT
V_{IK}		$V_{CC} = 4.5\text{ V}$,	$I_I = -18\text{ mA}$			-1.2	V
V_{OH}	All inputs/outputs except $\overline{ERR}$	$V_{CC} = 4.5\text{ V}$	$I_{OH} = -15\text{ mA}$		2.4		V
			$I_{OH} = -24\text{ mA}$		2		
I_{OH}	$\overline{ERR}$	$V_{CC} = 4.5\text{ V}$,	$V_{OH} = 2.4\text{ V}$			20	μA
V_{OL}		$V_{CC} = 4.5\text{ V}$,	$I_{OL} = 48\text{ mA}$		0.35	0.5	V
I_I		$V_{CC} = 5.5\text{ V}$,	$V_I = 5.5\text{ V}$			0.1	mA
$I_{IH}^{\ddagger}$		$V_{CC} = 5.5\text{ V}$,	$V_I = 2.7\text{ V}$			20	μA
$I_{IL}^{\ddagger}$	Data	$V_{CC} = 5.5\text{ V}$,	$V_I = 0.4\text{ V}$			-0.2	mA
	Control					-0.75	
$I_{OS}^{\S}$		$V_{CC} = 5.5\text{ V}$,	$V_O = 0$	-75		-250	mA
I_{CCL}		$V_{CC} = 5.5\text{ V}$,	Outputs open		55	80	mA
I_{CCZ}		$V_{CC} = 5.5\text{ V}$,	Outputs open		30	45	mA

[†] All typical values are at $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$.

[‡] These parameters include off-state output current for I/O ports only.

[§] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		MIN	MAX	UNIT
t_w	Pulse duration	CLK high	10	ns
		CLK low	10	
		$\overline{CLR}$ low	10	
t_{su}	Setup time before $CLK\uparrow$	Bi and PARITY	12	ns
		$\overline{CLR}$ inactive	12	
t_h	Hold time after $CLK\uparrow$	Bi and PARITY	0	ns



SN74BCT29834
8-BIT TO 9-BIT PARITY BUS TRANSCEIVER

SCBS256 – SEPTEMBER 1987 – REVISED NOVEMBER 1993

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50$ pF (unless otherwise noted) (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T _A = MIN to MAX†		UNIT
			MIN	TYP	MAX	MIN	MAX	
t _{PLH}	A or B	B or A	1	5	7	1	8	ns
t _{PHL}			1.5	4	6	1.5	7	
t _{PLH}	A	PARITY	1.5	10	13	1.5	15	ns
t _{PHL}			1.5	8	10	1.5	15	
t _{PZH}	$\overline{OEA}$ or $\overline{OEB}$	A or B	2	11	15	2	19	ns
t _{PZL}			2	15	19	2	21	
t _{PHZ}	$\overline{OEA}$ or $\overline{OEB}$	A or B	2	8	11	2	15	ns
t _{PLZ}			2	13	17	2	21	
t _{PLH}	CLK	$\overline{ERR}$	1.5	7	10	1.5	12	ns
	$\overline{CLR}$		1.5	13	17	1.5	18	
t _{PLH}	$\overline{OEA}$	PARITY	1.5	10	13	1.5	15	ns
t _{PHL}			1.5	10	13	1.5	15	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 1: Load circuits and voltage waveforms are shown in Section 1.

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN74BCT29834DW	OBSOLETE	SOIC	DW	24		TBD	Call TI	Call TI
SN74BCT29834DWR	OBSOLETE	SOIC	DW	24		TBD	Call TI	Call TI
SN74BCT29834NT	OBSOLETE	PDIP	NT	24		TBD	Call TI	Call TI

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

NT (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE


24 PINS SHOWN



- NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.

DW (R-PDSO-G24)

PLASTIC SMALL-OUTLINE PACKAGE



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated